Punched card to internal storage translator with parity check



June 23, 1964 E. EsTREMs ETAL PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK 16 Sheets-Sheet 1 Filed Dec. 23, 1957 A TTOPNEV June 23, 1964 EsTREMs ETAL PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK 16 Sheets-Sheet 2 Filed Dec. 23, 1957 |11 11 n 11 .-U lllll 11 1U11111|1111111| 11111n FIG--2- PRT KMOQSUWY BDFHJLN ACEG 1m----111111m110110 11 |111 1111 ||||4||||1 1111111 111 110111110111111111111111|1||||O|||10 11.111110.111111111111101111111111 1111111011114111110111101111 111161 11O1111111110111111111111 11110 111 1111111 I10.111,1111101111111111. 1101111411111011110111101111011110 111111101111911111111011101111 l1O.1110111011111111011101110 11O|||| 11110111101111111111 111| 111-111 1111011110 11111111 1-11110 ,1.1111-0111011110111.1.1101111 101110.110111011.11110-110 FIG--3- June 23, 1964 E. Es'rREMs ETAL PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK Filed Dec. 23, 1957 16 Sheets-Sheet 3 CRD RFQ" TIG- 4a- June 23, 1964 E. EsTREMs ETAL PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK 16 Sheets-Sheet 4 Filed DSG. 23, 1957 r Ilw I EPM j ECB 16 Sheets-Sheet 5 E. ESTREMS ETAL los June 23, 1964 PUNCHED CARD To INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK Filed Dec. 23, 1957 June 23, 1964 E. EsTREMs E'rAl. 3,138,782

PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK Filed Dec. 23, 1957' 16 Sheets-Sheet 6 PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH FARITY CHECK Filed nec. 2:5, 1957 1e sheets-sheet 7 FIG- 4a- June 23, 1964 E. Es'rREMs ETAL 3,138,782

PUNCHED CARD TO INTERNAL STRAGE TRANSLTR WITH PARITY CHECK Filed Dec. 23, 1957 16 Sheets-Sheet 8 FIG--4?- June 23, 1964 E. EsTREMs ETAL FUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK 16 Sheets-Sheet 9 Filed Dec. 23, 1957 June 23, 1964 E. ESTREMS ETAL 3,138,782

PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK Filed Dec. 23, 1957 16 Sheets-Sheet 10 TIG- 5 b June 23, 1964 E. EsTREMs ETAL 3,138,782

PUNCHED CARD TU INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK Filed Deo. 23. 1957 16 Sheets-Sheet ll IHRE r3. RB

Ro. RA

ro.r'o

rB.RB.RX

VAv R12 E. EsTREMs ETAT. 3,138,782

16 Sheets-Sheet 12 June 23, 1964 PUNCHED CARD To INTERNAL STORAGE TRANSLATOR WITH FARITY CHECK Filed Deo. 23, 1957 II.- m J IIJ dm l.. Um T. II.- dm A l- J-I- I l l 1 .:l l A. U v a June 23, i964 E, ESTREMS ETAL 3,138,782

PUNCHED CARD TO INTERNAL STRAGE TRANSLATOR WITH PARTY CHECK Filed Dec. 23, 1957 16 Sheets-Sheet 115 TIG- 8- `lune 23, 1964 E, ESTREMS ETAL 3,138,782

PUNCHEID CARD TO INTERNAL. STORAGE TRANSLATOR WITH PARITY CHECK Filed Dec. 25, 1957 16 Sheets-Sheet 14 101 104 101 104 l-| )*-J mz i 102g K] Y TIG- Q :FIG- 9a- 105 105 Dik maDe 10e(DFCP 107 107; 10a E IG'- lO E' ICB- LO c1.

TIG-lj FIG- lio.-

June 23,

E. ESTREMS ETAL Filed Dec. 23, 1957 -Ln- 115 A l TIG- 16 Sheets-Sheet l5 June 23, 1964 E. ESTREMS ETAL 3,138,782

PUNCHED CARD TO INTERNAL STORAGE TRANSLATOR WITH PARITY CHECK FIGz 19- United States Patent O 3,138,782 PUNCHED CARD T0 INTERNAL STORAGE TRANSLA'IOR WITH PARITY CHECK Eugcni Estrema, Saint-Mande, and Maurice Papo, Paris, France, assignors to International Business Machines Corporation, New York, N.Y., a corporation of New York Filed Dec. 23, 1957, Ser. No. 704,779 4 Claims. (Cl. S40-172.5)

record card into storage units so that the stored data is a coded image of the contents of the card. In the present embodiment of the invention, the reading, or storage entry, device performs the following functions:

(l) Scanning (i.e., reading) the data punched in the card by one or several sets of brushes.

(2) Writing (i.e., entering) the data so scanned into one or several intermediate memories.

(3) Selection of a particular field of a card among several fields.

(4) Checking the information read through an improved process by which the total number of perforations sensed by a first set of brushes is compared with the total number (Le. modulo 16 or 32) of perforations sensed by a second set of brushes.

(5) The comparison of data from determined fields of two successive cards.

(6) Control selectors the energization of which may be started by:

(a) A given perforation in a card.

(b) The sensing of an inequality comparison, that is,

when an inequality has been detected during a comparison between data from any two fields of two succes sive cards.

(c) The results of a calculation, for example, the sign.

(7) Translating from the code used in the punched cards to that used in main memory.

(8) The following automatic checking:

(a) The check of the coder or translator itself.

(b) The redundancy check after translation.

(c) The sensing of columns bearing invalid multiple perforations.

(d) The sensing of blank columns.

(9) Improved control for recording in main memory. Data entered in main memory remain stored during the time interval between the run of the last row of the card past the read brushes and that of the rst row of the next card. It is during this time interval between two read cycles that the machine performs all desired operations: computing, printing, punching, etc., so that at the completion of this time interval, thc device has performed this control.

(l0) Clearing the data previously entered to prepare of the reading process for the next card.

The input system thus provides advantageous performance of all these functions in a simple, rapid and economical way.

According to the present embodiment of the invention, data punched in a row of a conventional card are sensed simultaneously by 80 brushes and entered in par allel in an intermediate memory converted into electronic 'ice signals serially developed in a single line and successively entered in a main magnetic memory after a translation; concurrently a second set of 80 read brushes senses the data from a second card moving in synchronization with the rst and enters this data into a second intermediate memory whereby recording, comparison and checking of the sensed data are performed simultaneously by rows and columns.

Each intermediate memory serves as a parallel-toserial converter such as described in the copending application of E. Estrems, Serial No. 694,638, filed November 5, 1957, now Patent No. 3,008,126. Other types of such parallel-to-serial converters are known and shown, for example, in U.S. Patent No. 2,718,356. According to this patent, each of the 80 brushes is connected to one input of 80 logical AND circuits, 80 scanning pulses are applied successively to the second input of each of these AND circuits, and the outputs of these circuits are grouped through logical OR circuits so that all the data is developed serially on a single output line.

This invention also relates to the applications of parallel-to-serial converters to verification, checking and comparing.

In a particular embodiment of the present invention designed to be used with punched cards in a conventional manner, the information is read from the card in 12 steps corresponding to the 12 rows of the card. On each of these l2 steps, 80 brushes read the 80 positions of one row to store the information so read into an intermediate memory comprising 80 magnetic cores. These magnetic elements have two stable states respectively characterized by a positive or negative remanent induction. On one of these 12 steps, these 80 elements, correspond to the 80 locations of one row, and on the next step these elements correspond to the 80 locations in the next row and so on. Each magnetic core bears windings to induce a magnetic field that drives it from one magnetic state to the other in order to record therein the information or to send a signal when the magnetic core shifts from one state to the other in order to read the information. The latter then is directed into selector control and hold devices, control break detection devices, eld selection devices, check devices and translation devices for translating the code used in the card into a 7-position code. Then, the information is entered in the main memory.

The card may be fed either 9 edge or 12 edge first so that, successively on every one of the l2 steps, all the 80 positions of a row are read out and entered in the intermediate memory. However, the description will be limited to the case where the card is advanced 9 edge first.

In the present example, the data read from the cards is entered directly into the intermediate memory. It is not necessary then to link the 80 brushes to terminals on the control panel of the machine.

An object of this invention is to provide an improved code translator.

Another object is to provide an improved checking of a code translator.

Another object is to provide an improved checking device.

According to a preferred embodiment of the invention, data entered in memory during one step are read out during a second step and combined with the data then read by the brushes so as to take into account code changes that could develop through the combination of information previously read with that just read, after which the information or data are regenerated in the memory. This regeneration permits the handling of perforations which express different data according to whether they are single or combined with another perforation and the taking of them into account for code conversion. For example, a perforation in row of a card expresses either a number digit 0 or a letter or else a special character through its combination with one or several other perforations.

Common core drivers may be used for driving the cores of both the intermediate memories and the main memory with the operation that data from the main memory are read out with the data from the two intermediate memories after the scanning of each row of the card and then the data from main memory entered back therein with data from one of the intermediate memories. This process is repeated until the last row of the card, and at that time, the entire information punched in the card has been entered in the main memory.

The code conversion is performed by means of a coder or translator. The coder receives a signal indicating the value assigned to the row being sensed, signals from the intermediate memory due to the presence of perforations in this row and signals from the main memory indicating the perforations sensed during previous row sensings. The rst two provide for the entry in the main memory of the information contained in the row being scanned and the third signals provide for the re-entry into the main memory of the data which had been previously entered therein.

The signal indicating the value assigned to the row being sensed may be introduced into the coder through electro-mechanical contacts or by electronic circuits in synchronization with the advance of the card.

Between the sensing of the last row in the card and that of the first one in the next card, data entered in the main memory are read therefrom through the same scanning chains and current pulse generators as used above. The output signals from the main memory take the same lines, traverse the same amplifiers and triggers as in the previous partial readings. These output signals are representative of the information contents in the card, and serve for performing calculations, or serve any other function.

An advantage of this device wherein a card is scanned successively by two sets of brushes is that it allows an easy check of the total number of perforations recorded in the card. The number of perforations sensed by the rst set of brushes is counted in a counter, e.g., a binary counter, and the numbers complement is transferred into a second counter which then counts the perforations subsequently scanned in the same card by the second set of brushes. An error is detected if the second counter is not reset at the end of reading. This allows a check of correct operation not only in brush sensing but also in recording and reading in the intermediate memories since checking is performed after this step.

Another advantage of this reading device is its ability to sense easily among 80 columns in a card, those where two or more perforations exist, and those where there is none. This sensing may occur either for the whole of the rows in the card, or for digital columns (perforations from 9 to 0), or any other field determined in advance.

Another object of this invention is to provide an improved comparing arrangement wherein a comparison can be made between arbitrarily selected fields in two successive cards, and in the case where perforations are different, an appropriate signal is developed to initiate a control break (e.g., major, intermediate, or minor control break).

This device compares by positions all the data punched in a card with all the data punched in the next card, that is, the comparison involves the Si) columns and the l2 rows. Through the combination of this comparison device with a field section device, comparison may be restricted to the data recorded in the selected field.

The width of a selected field is determined by two connections; the one determining the first column or start column and the other the last column or stop column. The restricted number of connecting lines constitutes an Cit important advantage and a substantial simplification in the wiring of the control panel.

Another advantage of this reading apparatus is that the use of the information read from the card is not performed directly from the brushes, but from the output pulses of triggers. These pulses therefore, are always of predetermined magnitude; they form the input information in the coder, the main memory, the check device, the verification device, the selector control device, etc. In conventional machines, if a perforation is not sensed correctly by the read brush, the read signal which is developed directly by the brush may be insufficient to control one or several devices (i.e., a selector cannot be energized), on `the other hand, other devices sensitive to weaker signals may be operated (i.e., the device for the verification of the perforation detection).

According to the present invention, selectors may be energized electronically by the sensing in a card of a perforation at the crossing of a given row with a given column, through a process of simple coincidence in the time of a certain number of pulses which determine the existence of the perforation and serve the purpose of locating this row and this column. This process is more advantageous than that used in conventional ac counting machines wherein a selector is energized solely by the current flowing through the read brushes, during the time that contact is made through the perforation between the brush and the cylinders. According to the invention, the brush sensing circuit is used to change the saturation state of a magnetic core which in its turn controls a trigger, and the latter operating the selector.

Selectors may serve for program change as in conventional accounting machines, for adding extra steps of program or serving any other function. The timing of the various operational cycles in the machine is such that the same selectors may be used indiferently in input circuits, output circuits or calculation circuits in the machine.

Accordingly, another object of this invention is to provide improved flexibility in the use of selectors.

Another object is to provide improved control for selectors.

Another object is to provide a reading device with improved reliability.

Another object is to provide improved flexibility in the use of a comparison device.

Another object is to provide an improved data checking arrangement.

Another object is to provide improved mechanism for entering data into storage.

Another object is to provide an improved system for transferring data appearing in a first code to a storage device using a second code.

Another object is to provide an improved system for transferring data between storage media requiring a minimum of equipment.

Another object is to provide an improved coder.

Other objects of the invention will be pointed out in the following description and claims and illustrated in the accompanying drawings, which disclose, by way of examples, the principle of the invention and the best mode, which has been contemplated, of applying that principle.

In the drawings:

FIG. 1 shows in the form of an operational diagram apparatus constructed in accordance with the present invention.

FIG. 2 shows an example of a perforated card and the coding normally used therein.

FIG. 3 shows the l-position code used in the memory device of the present invention.

FIGS. 4a through 4f show a detailed block diagram of apparatus constructed in accordance with the present invention.

FIGS. 5a and 5b show a second embodiment of the coder and parity check of FIGS. 4d and 4e and may be substituted therefor.

FIG. 6 shows the timing diagram of the cam contacts and the operational time diagram of some triggers and breakers.

FIG. 7 shows some of the pulse trains occurring at various points during the operation of the scanning and timing chains.

FIG. 8 shows an example of the use of a switch that determines the row of the card, and the scanning chain that locates the columns in order to control the sclectors.

FIGS. 9 and 9a show symbolically and in detail an example of a logical AND circuit.

FIGS. 10 and 10a show symbolically and in detail an v example of a logical OR circuit.

FIGS. l1 and 11a show symbolically and in detail an example of a diode gate.

FIGS. 12 and 12a show symbolically and in detail an example of a level setter.

FIGS. 13 and 13a show symbolically and in detail an example of a two-input amplifier.

FIG. 13b shows symbolically an example of a oneinput amplifier constructed according to FIG. 13a.

FIGS. 14 and 14a show symbolically and in detail an example of a three-input trigger (one of these three inputs being a binary one).

FIG. 14b shows symbolically an example of a two input trigger similar to that shown in FIG. 14a.

FIGS. 15 and 15a show symbolically and in detail an example of an inverter.

FIGS. 16 and 16a show symbolically and in detail an example of an emitter follower.

FIGS. 17 and 17a show symbolically and in detail an example of a selector and its hold.

FIG. 18 shows how FIGS. 4a through 4f should he placed together.

FIG. 19 shows how FIGS. 5a and 5b should be placed together.

Timing Pulse Generation The pulses which feed the reading device may be developed in accordance with pulse-generating means well known in the art. Moreover, these pulses may vary with the characteristics of the reading device (card, memory, etc.). The example of pulse generation given in FIGS. 4c and 4f is described only by way of illustration and can be adapted to any reading device in conformity with the invention.

The circuits which generate the timing pulses are shown in FIGS. 4c and 4f, and their time diagrams in FIGS. 6 and 7. The pulses are developed through a generator G, a start trigger Bd, and advance trigger Ba, a latch trigger Bv, two timing circuit chains, a start breaker Rd and a reset breaker Rr, both being cam-controlled contacts. One of the two timing circuit chains comprises 80 stages of triggers b1 through b80 for generating 80 successive pulses of duration t. The other timing chain, comprises 5 stages of triggers for dividing each of the 8O preceding pulses into basic pulses; these 5 triggers being designated by the name of reset trigger Bz, read trigger BI, check trigger Bv, delay trigger Br and record trigger Be. The pulse of duration t thus is divided into pulses of duration tz, l1, IV, fr, te, meant for resetting, reading, checking of code C, delaying and recording, respectively.

Each trigger may be constituted either of tubes or transistors, each having two stable states designated by the terms of state of rest or OFF, and state of operation or ON. In FIGS. 4a, 4b, 4c, 4e and 4f, the triggers are represented symbolically by rectangles with two lower input terminals, and two upper output terminals; a signal at the right input terminal drives the trigger to ON condition and the corresponding output signal develops at the upper right terminal. Likewise, left terminals correspond to OFF condition of the trigger. FIGS. 14, 14a and 14b show an example of trigger. In both chains, a single stage is ON, all the other being OFF Under the action of advance pulses, the chains progress stage by stage, that is to say that the trigger being ON switches to OFF and the next trigger switches to ON The scanning chain progresses from the right to the left, that is, from 1180 to b1, while the timing chain progresses from the left to the right, that is, from Bz to Be. These chains for example, may be of the type described in applicants copending application Serial No. 643,369, tiled March 1, 1957, now Patent No. 2,947,865.

The readout of a card is performed in 12 sensing cycles corresponding to the 12 rows of the card. Curve B in FIG. 6 represents these cycles which start at the beginning of a bar and end at the beginning of the following bar. Each cycle comprises the time interval between the sensing of two successive rows of perforations. At the beginning of each sensing cycles, all the triggers are OFF except reset trigger Bz and the first trigger of scanning chain b80. (Refer to curves Bz and b in FIG. 7.) The initial state of the triggers is indicated in FIGS. 4t: through 4f with a dot in the lower right corner of the rectangle which symbolizes the triggers in OFF condition and the left corner the triggers in ON" condition.

Generator G for example, may be constituted of a multivibrator. It generates square pulses of frequency F and shown on curve G in FIG. 7.

The make time of start breaker Rd is given by curves Rd in FIGS. 6 and 7. Under the action of its cam, start breaker Rd makes to apply a positive voltage to an input terminal of logical AND circuit ed. This circuit is a diode gate, an example of which has been shown symbolically and in detail in FIGS. 11 and 11a. This gate has two input terminals. a slow one designated by a diamond, and a fast one. The signal at the slow input is applied to a resistor and enables to charge the capacitor. The derivative of the signal applied to the fast input traverses the capacitor. The simultaneity of the signals at both inputs develops a signal at the output, at a moment which coincides with the ascending edge of the fast pulse. A similar type of a diode gate is described in U.S. Patent No. 2,580,771. The slow input of ed is connected to high voltage through breaker Rd, the fast input receives the signal from generator G. The simultaneity of the signals at both inputs starts an output signal at the moment which coincides with the ascending odge of the short signal. This output signal of ed is applied to the right input terminal of start trigger Bd which flips to ON" (curve Bd in FIG. 7). The output voltage at the right terminal of Bd and that at the left terminal of trigger Bv which is OFF is applied to the two input terminals of logical AND circuit Ed. The output voltage of this circuit Ed lasts during the time when simultaneously Bd is ON and B'v OFF and is represented by curve Ed in FIG. 7. The coincidence between this pulse Ed and the ascending edge of the pulse from generator G is determined through gate Ed. The signal at the output of E'd is applied to the right input terminals of advance triggers Ba and latch trigger Bv which flip to ON at a time which coincides with the trailing edge of curve Ed. (Refer to curves Ba and B'v in FIG. 7.)

Simultaneously with the switching to ON of trigger Bd pulses represented by curve E'v in FIG. 7, which were used to switch B'v to OFF, cease. As a matter of fact, these pulses could only exist inasmuch as trigger Bd was OFF since they were generated at the output of gate Ev by the ascending edges of the pulses emitted by G which are simultaneous with the signal at the left output of Bd.

In conclusion, triggers Ba and Bv switch to ON. Ba serves the purpose of advancing the timing and scanning chains, and its functions will be studied later on.

B'v is used to set up a single operation of the timing chain and to avoid a second sensing operation as long as breaker Rd is closed.

As long as trigger Ba is ON, pulses generated by G appear at the output of logical AND circuit Ea; these pulses represented by curve Ea in FIG. 7 are applied first to a circut Na so that the pulse at the output of Na may reach the required level, then to an inverter Ia. Pulses at the output of Ia enable the timing chain to progress. They are represented by curve la in FIG. 7. For a better understanding of the operation of the chains, it should be useful to refer to aforesaid patent application.

At the beginning of the sensing cycle, in the timing chain trigger Bz was ON," as also trigger b80 of the scanning chain. (Refer to curves Bz and b8i) in FIG. 7.) The voltage collected at the output of Bz is applied to the left input of triggers B1, B2, B4, B8, BA, BB, BC, Bm, Bm and BI to reset them to "OFFJ (Refer to FIGS. 4c and 4e.)

At the output of advance inverter trigger Ia, the advance pulse is shown by curve la in FIG. 7. First pulse Ia, the ascending edge of which coincides with the operational state of Bz traverses diode gate Ez, switches to ON trigger BL and resets to OFF" trigger Bz. The timing chain progresses by one stage. The pulse at the output of read trigger Bl represented by curve BL in FIG. 7 is applied to a circuit NL enabling the pulse to reach the required level, then to logical AND circuits Em, E'm, E1, E2, E4, E8, EA, EB, EC, 1L, 2L, 3L to 79L and 80L. It serves the purpose of determining a reading time tl in the memories.

The ascending edge of advance pulse Ia which coincides with the ON condition of BL traverses gate EL, drives Bv to ON and resets BL to OFF The timing chain progresses by one stage. The pulse at the output of trigger Bv represented by curve Bv in FIG. 7, constitutes a time tv of the verification of code C. For this purpose, it is applied to an input of logical AND circuit Ee in the evenness check device. (Refer to paragraph headed variant of the coder and FIG. 5b.)

The ascending edge of advance pulse Ia which coincides with the operational state of Bv traverses gate Ev, drives Br to ON and resets Bv to OFF The timing chain progresses by one stage. The pulse at the output of Br, represented by curve Br in FIG. 7, constitutes a time fr of delay between the verification time and the recording time. It is applied to trigger BI through gate EI.

The ascending edge of advance pulse la which coincides with the operational state of Br traverses gate Er, drives Be to ON" condition, and resets Br to OFF The timing chain progresses by one stage. The pulse at the output of Be, represented by curve Be in FIG. 7, is applied to a circuit Ne enabling the pulse to reach the required level, then to logical AND circuits El, EZ, E4, ES, E'A, EB, EC, 1e, 2e, 3e `to 79e and 80e. This pulse serves the purpose of determining time te meant for recording operation in the memories.

The ascending edge of advance pulse Ia which coincides with the operational state of Be traverses gate Ee. At the output of Ee, it drives Bz to ON and resets Be to OFF The timing chain starts a new progression from Bz. The pulse from generator G which coincides with the ON condition of Be traverses logical AND circuit E'a. At the output of Ea, the pulse is applied to a circuit N'a which enables it to reach the required level, to an inverter Ia, then to diode gates e1, e2 to e79 and e80. This pulse at the output of I'a is represented by curve Ia in FIG. 7, it is meant for the progression of the scanning chain. As a matter of fact, the ascending edge of pulse Ia traverses gate e8() because trigger b80 is ON, it drives trigger b79 to ON and resets bSt) to OFF (Refer to curves b80 and 1179 in FIG. 7.) The scanning chain therefore progresses by one stage to the left every time the timing chain is completely traversed. While trigger b79 is in ON condition, the timing chain again conditions the second timing chain to provide the basic pulses of duration tz, tl, tv, tr, te, as previously described for resetting, reading, verifying, delaying and recording in column 79. When the timing chain again has been entirely traversed, its last pulse drives trigger b78 to ON condition and resets b79 to OFF." And so on, the scanning chain progresses by one stage every time the timing chain has been traversed completely. Assume that t designates the time interval between two advance pulses of the scanning chain, that is, the time during which each trigger 1180, b79 to b1 is in ON condition. To each one of the S0 triggers as to each time t correspond one column of the card and memories. These times are divided into basic times, successively tz, tl, tv, tr, te, respectively meant for resetting to OFF triggers Bl, B2, B4, B8, BA, BB, BC, Bm, B'm. and BI for the reading of the data entered in the corresponding column of memories m, m and M, for the verification of code C in this column for determining a certain delay and for recording operation in this column. Assuming that the scanning chain has been completely traversed, it is the turn of trigger b2 to switch to OFF and trigger b1 to switch to ON. (Refer to curves b2 and b1 in FIG. 7.) Operation time t of b1 is also divided into tz, Il, tv, tr, te assigned to column 1. When both chains have been completely traversed; Be and b1 are ON." The output voltage of Be traverses logical AND circuit Ef, it is applied as also advance pulse Ia to the two inputs of gate E'f. The ascending edge of Ia which coincides with the operational state of b1 and Be traverses E'f. The pulse at the output of E'f (curve E'f in FIG. 7) is applied to the left input of advance trigger Ba so that Ba will be reset to OFF at a time which coincides with the trailing edge of b1. (Refer to curve Ba in FIG. 7.) Moreover, advance pulse Ia and pulse generated by G, respectively, traverse circuits Ee and Ea; the signal at the output of Ee resets Be to OFF and drives Bz to ON. The signal at the output of E'a is applied to circuit N'a to inverter Ia, then to diode gate el it traverses since b1 is ON (curve Ia in FIG. 7) it resets trigger b1 to OFF and drives trigger b80 to ON.

Ba being OFF both chains come to a stop with all their triggers in OFF condition except Bz and b80 which are ON.

When reset breaker Rr closes its contact (curve Rr in FIGS. 6 and 7), it applies a positive voltage to the slow input of gate er. The first ascending edge of the pulse from generator G which coincides with the make of contact Rr develops a signal at the output of circuit er, this signal is applied to the left input terminal of Bd which slips to OFF (Refer to curve Bd in FIG. 7.) The voltage at the left output of Bd is applied to diode gate Ev, enabling the ascending edges of the pulses developed by G to show up at the output of Ev; these pulses are represented by curve Ev in FIG. 7. They drive trigger B'v to OFF condition. (Refer to curve Bv in FIG. 7.) Triggers Bd, Bv and Ba are back again to OFF condition, the timing and scanning chains have been completely scanned, the scanning cycle of the next row is ready to start.

General Description of the Read Device Referring to FIG. 1, a hopper 1 contains the cards to be read. These cards, for example, may be S0 column and i2-row cards, as that shown in FIG. 2, l0 rows representing digits from 0 to 9 and two rows being designated ll and l2. It is quite obvious that the invention also may concern any other card or tape or device used for recording any information according to any methodmagnetization, punching, or mark sensing, etc. Drive rollers direct the cards first between a set B of 8O read brushes 1B, 2B to 80B and contact cylinder 2. On cylinder 2 slides a common brush b which is connected 

3. APPARATUS FOR READING RECORDS OF THE TYPE HAVING COLUMNS OF BIT POSITIONS WITH CORRESPONDING BIT POSITIONS OF EACH COLUMN ARRANGED IN ROWS COMPRISING A FIRST SENSING STATION FOR SENSING A FIRST RECORD SERIALLY BY ROWS AND PARALLEL BY COLUMNS AND PROVIDING FIRST BIT SIGNALS CORRESPONDING TO THE BITS SENSED IN THE FIRST RECORD, A SECOND SENSING STATION FOR SIMULTANEOUSLY SENSING A SECOND RECORD SERIALLY BY ROWS AND PARALLEL BY COLUMNS AND PROVIDING SECOND BIT SIGNALS CORRESPONDING TO THE BITS SENSED IN SAID SECOND RECORD, A FIRST STORAGE DEVICE FOR RECEIVING AND STORING ALL THE FIRST BIT SIGNALS SENSED IN A ROW OF SAID FIRST RECORD AT SAID FIRST SENSING STATION, A SECOND STORAGE DEVICE FOR RECEIVING AND STORING ALL THE SECOND BIT SIGNALS SENSED IN THE CORRESPONDING ROW OF SAID SECOND RECORD AT SAID SECOND SENSING STATION, MEANS FOR SIMULTANEOUSLY ADVANCING RECORDS THROUGH SAID SENSING STATIONS TO ENABLE CORRESPONDING ROWS OF SUCCESSIVE RECORDS TO BE SIMULTANEOUSLY SENSED AT SAID FIRST AND SAID SECOND SENSING STATIONS, MEANS FOR SERIALLY READING OUT THE BIT SIGNALS STORED IN SAID FIRST AND SAID SECOND STORAGE DEVICES IN UNISON, A THIRD STORAGE DEVICE FOR STORING A PLURALITY OF CHARACTERS IN A CODE DIFFERENT FROM THE CODE OF SAID RECORDS, A TRANSLATOR HAVING FIRST AND SECOND INPUTS AND AN OUTPUT, MEANS FOR SEQUENTIALLY TRANSFERRING BIT SIGNALS READ OUT OF SAID SECOND STORAGE DEVICE TO SAID FIRST INPUT, MEANS FOR TRANSFERRING CHARACTER MANIFESTING SIGNALS FROM SAID THIRD STORAGE DEVICE TO SAID SECOND INPUT UPON THE TRANSFER OF EACH BIT SIGNAL FROM SAID SECOND STORAGE DEVICE, MEANS FOR TRANSFERRING TRANSLATED DATA CHARACTER SIGNALS APPEARING AT SAID OUTPUT TO SAID THIRD STORAGE DEVICE, FIRST AND SECOND BINARY-TYPE COUNTERS RESPECTIVELY CONNECTED TO SAID FIRST STORAGE DEVICE AND SAID SECOND STORAGE DEVICE FOR COUNTING THE BIT SIGNALS ENTERED RESPECTIVELY INTO SAID FIRST STORAGE DEVICE AND SAID SECOND STORAGE DEVICE, AND ERROR SIGNALING MEANS FOR ISSUING A CHARACTER ERROR SIGNAL WHEN THE COUNT VALUES IN SAID COUNTERS ARE DISSIMILAR. 